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oABSTRACT
An investigation is made of the microprogramming approach to
logical design of a digital machine. The digital processor designed
performs general matrix manipulation and in particular is adapted to
the requirements for implementing a Kalman-Weiner filter in a Track-
While-Scan radar system.
A timing and data-flow analysis is made and micro-programs written
to implement the required macros for the selected benchmark applica-
tion. A detailed comparison is made of the operation of the micro-
programmed processor to that of a current general purpose avionics
type computer of similar main memory cycle time. Some conclusions
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The elements of the k field
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—>A The octal number 58 is put in the A Register
(A) >302 The contents of the A register are transferred to
cell #302 in N
1. Introduction
The great majority of general purpose digital computers are designed
around the concept of sequential performance of stored instructions.
These instructions may be as simple as merely transferring a quantity
from one place to another or as complicated as multiplying two quanti-
ties together. The process of performing one instruction is usually
subdivided into two parts or cycles. The first cycle is called the
"Read Next Instruction" (RNI) cycle and refers to the transfer of an
instruction word from memory to a special instruction register. The
second cycle is the "Execution" (EXEC) cycle and is concerned with the
interpretation of the instruction word and execution of the specified
operation.
Any computer operation can be reduced to a series of data trans-
fers between various registers and/or memory locations. These trans-
fers are controlled by opening and closing gates in the data transfer
paths. Thus the execution of a specific instruction requires the
generation of a specific sequence of transfer command signals. This
process is represented in Figure 1 where the inputs are the code for
the desired operation (opcode) and the address(es) of the operand(s)
which are all contained in the instruction word. Of particular inter-
est here is the method of implementing the "transfer command generator".
The Conventional Design Approach
The conventional manner of generating these signals is through
the use of hardwired logic circuitry consisting of AND-OR- INVERT,
NOR-NAND, or equivalent logic and FLIP-FLOPS. (See Figure 2). The
instruction word is transferred to the instruction register where
the opcode and address portions are decoded by separate decoding
matrices. A clock, which controls the timing of the basic computer,
generates timing pulses which cause the timing and sequencing control
to step through a series of states at precise time intervals. Each
state generates a signal which is combined with the outputs of the de-
coding matrices in a control matrix. The control matrix in turn
generates the proper gate control signals to execute each data transfer.
As the number of memory locations, registers, and opcodes in-
creases, this circuitry rapidly becomes very complex and usually is a
major portion of a computer's hardware. Another aspect of the usual
computer design concept is that the computer designer determines the
manner in which a given instruction is executed and this, being in-
variant once the computer is built, places a limit on the flexibility
of the machine. Usually, to prevent this from being a serious limita-
tion, the instruction set is carefully constructed to meet the antici-
pated needs of the user, but this of course, results in an even more
complex "generator". One way of overcoming these disadvantages is by
use of "Microprogramming".
The Microprogramming Approach to Computer Design
The microprogramming concept is not new, but until recently, it
had not been utilized in commercially available, general-purpose com-
puters .
Basically, microprogramming is another method of implementing the
"transfer command generator". A definition which reflects the most
characteristic feature of modern microprogramming design practice is
as follows:
"Microprogramming extends the concept of a stored-program digital
machine to include a second, lower or more basic level of stored in-
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structions for purposes of either flexibility of function, economy of
computer logical circuitry, or a combination of both".
This definition implies the use of a second memory containing
stored-instructions each of which commands a particular data transfer.
Thus by entering this second memory or control memory , as it is usually
called, at the proper point and executing a given sequence of these
second-level or microinstructions, the necessary series of transfer
commands can be generated. The main opcodes are constructed to point
to the proper entry point in control memory.
The general configuration for microprogramming is shown in Figure
3. The main opcode goes to the control memory address register and
initiates the proper entry into the series of microinstructions stored
in control memory. The microinstruction is transferred to a micro-
instruction register. From there, it is applied to a decoding matrix,
along with the operand address and timing pulses. The output of this
matrix is the necessary transfer command signals. Each microinstruc-
tion also specifies the next microinstruction of the desired sequence.
This, in general, is a brief outline and comparison of the con-
ventional versus microprogramming approach to computer design. It is
clear that the microprogramming idea hinges on the availability of a
suitable efficient and economical control memory. The increasing
capability of such small, fast "scratchpad" memories is evident in a
number of recent reported designs. The digital machine logic de-
signer is presented with the potential for significant improvements in
machine performance. It is the purpose of this thesis to explore and
evaluate the microprogramming design approach. To this end the re-
quirements of a typical real-time digital process are used to establish
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the parameters of a machine. The design is then carried out, using
principles of microprogramming. Programs are written for the specified
application and the overall machine performance compared with that of
a representative current military real-time control computer of similar

































































In today's world of high speed aircraft and missiles, there is an
ever increasing need for more complex control systems. These systems
must be capable of observing and predicting many state variables and
outputing accurately and quickly the many control signals required.
The digital computer in conjunction with sampled-data control theory
is helping to supply this need. Also with the advent of microelectron-
ics these computers can be made small enough to make them feasible for
aerospace applications. Thus there is a requirement for a computer to
do a specialized job.
A common question that often arises at this point is one of "gen-
eral purpose" computer versus "special purpose" computer. By "general
purpose" is meant a computer capable of general scientific computation
such as is usually found in industry, universities, and laboratories.
"Special purpose" denotes a computer built to handle a specific type
of problem and therefore is generally very limited as to general-
purpose capabilities. The intuitive answer would be to choose a
"special-purpose" computer for a specialized job. However, this may
not be the right answer.
A general-purpose computer can usually be programmed to perform
the function of any special-purpose computer and therefore is adaptable
to a variety of special -purpose applications. Also the GP computer is
more likely to be commercially available, thus saving the user the
R&D costs associated with producing a new machine of limited use.
On the other hand, the special-purpose idea is not without its
advantages. Since it must perform only specified tasks, it can be
designed to do them with maximum efficiency, and the hardware can be
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minimized which will give the SP computer a definite advantage with re-
gard to size, weight, and reliability. It is thought that the micro-
programming approach to computer design could produce a flexible com-
puter in a small enough package to be a useful compromise solution and
it is the objective of this thesis to investigate this hypothesis.
In order to make a quantitative analysis, it is necessary to as-
sume a specific situation, assign realistic parameters, and evaluate
the results. The application of a computer as a digital filter in a
Track-While -Scan airborne radar system was chosen as the specific
application. In this case, the range to a target is sampled period-
ically in the presence of noise. It is desired to filter these range
measurements or samples to produce a more accurate estimate of the tar-
get's actual range at any given sampling instant. R.E. Kalman developed
a set of recursive equations based on sampled-data theory, commonly
known as the "Kalman Filter", for this purpose. A block diagram of
this filter is shown in Figure 4, where the single lines indicate
scalar quantities, and the double lines indicate vector quantities.
The actual equations are shown in detail in Appendix VTI. A fourth-
order system was assumed with only one state variable observable.
Therefore the filter input is a scalar whereas the output is a vector
consisting of the predicted values of all four state variables. It
will be further noted that the filter equations are formulated in
matrix notation and it is this fact that led to the design of a com-











It is appropriate to begin by considering the basic word structure,
since many computer parameters are directly related to this character-
istic. A computer word, composed of a sequence of binary digits (bits),
generally is interpreted in one of two ways. Either the entire word
represents data (a number) in binary or it represents a computer in-
struction. In the latter case the word is generally divided into at
least two parts, one being the code indicating the operation to be per-
formed (opcode), and the other giving the address in memory of the
operand or the operand itself. Thus the first two decisions required
are 1) how long should the word be, and 2) how to subdivide the word
when using it as an instruction. In this case these decisions had to
be arbitrary, but an attempt was made to make them realistic.
It was assumed that this computer would be used as a digital fil-
ter and predictor in a Track-While-Scan radar system and that the
maximum data quantity would be 1000 miles of range to an accuracy of
.1 miles. To represent this quantity in binary would require 14 bits.
Allowing one bit for addition overflow and one bit for sign, a total
word length of 16 bits was chosen.
The second decision regarding how to subdivide the word is more
complicated due to its interaction with other facets of the computer
structure. It is generally desirable to allow any memory location to
contain an operand. Therefore the number of bits alloted for operand
address immediately determines the size of the memory or vice versa,
using the relation that n bits can specify 2 n locations. In a similar
fashion, the number of bits alloted to opcodes immediately prescribes
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the maximum possible number of operations available. Another side to
this problem peculiar to the microprogramming concept is the need for
compatibility with the separate control memory which contains the micro-
programs. Despite the various dependencies on this decision mentioned
above, it was actually a software consideration which really influenced
the final choice.
It seemed desirable to be able to specify a complete operation in
one instruction. In other words, an instruction would give the opcode,
the locations of the two operands (in the more general case), and the
location of the result. To do this it was decided to subdivide the
word into 2 equal parts of 8 bits each and actually use 2 successive
words for each instruction. The upper portion (first half) of the
first word would contain the opcode, and the lower portion would con-
tain one operand location. The second word would contain the second
operand location, if any, and the location of the result in the upper
and lower sections respectively. An immediate consequence of this de-
cision is that the main memory is limited to 256 words which may be
too small, but it was decided to evaluate this at the conclusion of
the project.
At this point it is necessary to look at some of the special
features required to implement the microprogramming concept. The most
important one is the Control Memory (designated N) which contains the
microprograms. This memory is separate from the Main Memory (designa-
ted M) and is usually an order of magnitude faster than M. The reason
for this latter characteristic will be explained later. The micropro-
grams appear much like subroutines. They are in effect "called" by
the opcodes in the main program and are given the operand and result
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locations as arguments. The microprograms in turn consist of micro-
instructions which are executed sequentially. They must be written to
completely perform the desired operation including the considerable
bookkeeping inherent in matrix arithmetic.
Of course the question of how big to make the Control Memory has
to be decided and here again 256 words were chosen. This means that
an 8 bit address is required as was true for the Main Memory. This
latter fact was not a coincidence by any means, but was done deliberately
for a reason which will be explained.
The next step in the design process was to look in detail at the
type of arithmetic operations to be performed. It was decided to con-
sider the following five matrix manipulations:
1) Matrix Addition (MATAD)
2) Matrix Subtraction (MATSB)
3) Matrix Transposition (MATPS)
4) Matrix Multiplication (MATML)
5) Matrix Inversion (MATIN)
Matrix Multiplication was selected in particular as one of the
more complicated yet typical matrix operations. It is necessary to
store the elements of a matrix in memory in a specified sequence. This
author chose to store them by rows reading the elements from left to
right in conventional matrix notation. In the two cells immediately
preceding the elements, the number of rows, n, and the number of col-
umns, m, of the matrix would be stored in that order. Thus the matrix
A would be stored in memory from location L onward, as follows:
21
Memory Location Contents of cell
L n
L + 1 m
L 2 Au
L + 3 A
12
L + m A,lm
L + m + 1 A
L + (m x n) + 1 A
Matrix Multiplication (A x B = C) , is performed by means of the follow-
ing algorithm.
mA=nB i = 1 2 n
C = Y AB " ' ' A
ij ^ Lk k J j = 1, 2, ... , mB
It was noted that at any given step in the above computation it is
often the case that different elements of three matrices are refer-
enced. Therefore to facilitate the acquisition of these elements as
needed, it was decided to have three address registers, one for each
matrix. Further, these registers would be able to address any location
in the Main Memory or the Control Memory; hence the compatibility in
size between the two memories. Also the three address registers (desig-
nated X, Y, and Z) would have the capability of being incremented or
decremented in one step to facilitate reiterative steps being performed
on successive matrix elements.
One final decision required to complete the specification of the
Control Memory is the word length. Obviously this would have to be
something greater than eight bits since the Control Memory contains
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256 words. Although there is no definite reason, sixteen bits was chosen
to permit temporary storage of little used microprograms in the Main
Memory if the Control Memory proved to be too small.
Referring again to the matrix multiplication process, it was found
that not only was it necessary to reference the elements of a matrix
sequentially, but often this process had to be repeated more than once.
To facilitate the reinitialization of an address register, three cells
in the Control Memory (designated XQ , Y , and ZQ ) were set aside to
hold the initial address of each address register and have the built-in
capability of transferring this quantity to their respective address
registers in one step. Of course, some type of counter is always essen-
tial in this kind of operation, so three cells in the Control Memory
(designated I, J, and K) were set aside as counters with a one-step
increment or decrement capability. The reinitialization problem occurs
here also; so IQ , JQ and KQ were designated with the one-step transfer
capability similar to XQ , YQ , and Z - A sixteen bit arithmetic register
(A register) was necessary for basic addition and subtraction and to
provide a built-in multiply and divide capability, two other sixteen
bit registers (Q and S) were required. As is the common practice, the
A and Q registers could be connected together to form a double length,
AQ, register with a long right or long left shift capability for use
in the multiplication and division process.
Finally two eight bit registers, C and H, to act as basic memory
address registers for M and N respectively were provided, along with
a sixteen bit F register which is used to decode the microinstructions.
This completed the basic hardware characteristics of the computer and
the resulting block diagram with data transfer paths is shown in Appen-
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dix I. The single-ended arrows indicate unidirectional data flow,
while the double-ended arrows indicate a bidirectional data flow, not
necessarily over the same wires, however.
Instruction Format and Operation Codes
The eight bits available for operation codes in a main program
instruction word were subdivided into two parts. The first part con-
sists of five bits and actually addresses the particular cell, in the
first thirty-two cells of Control Memory, which acts as the entry point
for the particular microprogram required. The second group of three
bits acts as an index group. It was found in studying the microprogram
requirements of MATAD and MATSB that these two operations required
identical "bookkeeping" and only the actual arithmetic operation was
different. Therefore the same microprograms could be used provided
there was a microinstruction within the microprogram to sense the ap-
propriate arithmetic operation. This microinstruction references the
three bit index of the main instruction to make this decision. To the
programmer, MATAD and MATSB would each have a specific eight bit op-
code, but actually only the last three bits would be different. Thus,
in general, the use of the index permits minor branching within a given
microprogram. Only the opcodes for the five basic matrix operations
were established and they are listed in the Appendix II. Obviously
there is a capability for a great many more.
There were several possibilities considered regarding the format
of a microinstruction and the sequencing of these instructions. One,
in particular, was to incorporate into an instruction the address of
the next instruction to be performed, thus minimizing the number of
times a particular instruction appeared in the Control Memory. This
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idea appeared to require too complex a coding scheme to achieve the de-
sired flexibility, but an evaluation of the idea will be discussed in
the Conclusions Section- The system actually implemented was the basic
two cycles used in most computers today. The first cycle is usually
referred to as the "Read Next Instruction" (RNI) cycle and does exactly
what the name implies. It transfers the next instruction from memory
to a special decoding register. In this particular instance this would
be a transfer from N to F. The second cycle is called the "Execution"
(EXEC) cycle and includes the decoding of the instruction word to de-
termine the required operation and the location of the operand, if
any, as well as the performance of the actual operation. A particular
characteristic of this mode of operation is the sequential execution
of instructions stored in memory. This may well have been expected
from the use of the term "Read Next Instruction". A further implica-
tion here is the need for jump or branch type microinstructions.
After a certain amount of trial and error, the microinstruction
word was divided into three parts. The first part consists of five
bits which specify a basic micro-opcode. The next three bits are used
as an opcode modifier. The last part consists of eight bits which may
specify the operand address or an eight bit operand itself.
To increase the overall speed of the computer, the idea of per-
mitting concurrent operations was considered. By studying the basic
matrix operations, it was observed that quite frequently more than one
of the address registers required incrementing between successive data
transfer or arithmetic steps. A similar requirement was found to exist
for the counters. Therefore a variation of the microinstruction format
was developed using each bit in the last two portions of the word to
specify concurrent operations. To illustrate this idea, an example
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using the "add One Direct" (AOD) microinstruction is shown.
Example ;
AOD 10 11
(not used) I J K A X Y Z
This microinstruction will add one to the contents
of the J, X, and Z registers simultaneously.
A companion microinstruction, "Subtract One Direct" (SOD), was also
established.
A third concurrent operation which appeared useful allows the
simultaneous transfer of the contents of the A register to several
different locations. This permits the referencing of this quantity
at later points in the microprogram. The microinstruction is "Store A"
(STA) and has a similar format to the AOD instruction.
The remaining opcodes which were established are of a straight-
forward nature and appear in Appendix III with detailed instructions
for their use.
Microprogram Structure
This third and final part of the Computer Design concerns the
actual structure and timing of the complete microprogram necessary to
perform a main instruction. Looking at the main program, it appears
that each main instruction is performed using the two-cycle system of
RNI and EXEC described earlier. Actually this requires two separate
microprograms. The first microprogram performs the RNI cycle It trans-
fers the first word of the main instruction to the R register, further
transfers the two address portions to specific locations, and then re-
peats the whole operation for the second word of the main instruction.
Each main instruction uses two consecutive words in the main
memory.
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Actually the same RNI microprogram is used for every instruction which
means that a given part of every main instruction is always transferred
to the same location during the RNI cycle. A detailed description of
the RNI microprogram is shown in Appendix IV in a symbolic form using
the notation found in 1 .
The EXEC cycle is performed by a separate microprogram which of
course depends on the operation required. The main opcode actually
"calls" the appropriate microprograms as mentioned earlier.
Looking now at the microprogram structure, it is found that each
microprogram consists of a sequence of microinstructions and in general
appears very similar to programs used in modern general-purpose compu-
ters. Here again the basic two cycle system is used but in this case
the cycles are performed by means of hardwired logic as in the conven-
tional computer. The actual writing of the microprograms is exactly
the same as writing a conventional subroutine. The entering arguments
which in this case are the operand addresses, are in known locations
and the desired location of the result has also been specified.
To illustrate some of the concepts and procedures that have been
developed in this section, an example is presented in Appendix IV.
The main opcode calls for a transfer of a block of data from the Main
Memory to the Control Memory. The starting address of the block in M,
the number of words in the block and the starting address of the block
in N are also specified in the main instruction word. The micropro-




Now that a microprogrammed computer has been designed, it is
necessary to apply a test to evaluate the results. Of course, one
could determine the absolute times required for various operations,
but this would not indicate the true worth of the concept. A more
meaningful procedure would be to compare the microprogrammed computer
against one of conventional design, intended for similar usage.
The computer chosen for this comparison was the UNIVAC 1830 Avion-
ics computer. This computer is a miniaturized, solid state, general-
purpose computer, advertised for use in airborne and missile command
and control systems. This of course, is the type of usage envisioned
for the microprogrammed computer and is the chief reason for choosing
the 18 30 for comparison tests. The 18 30 is an outgrowth from the NTDS
Unit Computer, AN/USQ-20, which was also built by UNIVAC and it uses
the same instruction set. A complete technical description and list-
ing of the instructions can be found in 3 . The basic characteristics
and instructions have been excerpted from 3 and are presented in
Appendix VI.
It is common practice when comparing one computer versus another
to prescribe certain "benchmark" programs. These "benchmark" programs
are special tasks which occur frequently in computer usage and require
more than the simplest programming to implement. They usually involve
a certain amount of "bookkeeping" and arithmetic computation. In gen-
eral, they are chosen to exercise as many of the hardware and software
characteristics of a computer as possible. One of the most frequently
used "benchmark" programs is matrix multiplication. This not only
checks the efficiency of the multiplication routine, but also shows
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how well a computer can do multiple addressing and loop indexing.
Each "benchmark" program is programmed in the language of the
computers to be compared, and then the running times are either calcu-
lated or measured. The resulting times are usually a good basis of
comparison. Other factors, such as ease of programming or flexibility
of instructions, may also be important depending on the user's appli-
cation.
In this particular case, where the computers are intended as ele-
ments of a control system, matrix arithmetic appeared to be a source of
appropriate "benchmark" programs, since many of the control laws are
formulated as recursive matrix equations.
As a preliminary test, the five basic matrix operations (addition,
subtraction, transposition, multiplication, and inversion) were pro-
grammed for both computers. These programs will handle matrices up to
the dimensions of 7 x 7 and are listed in detail in Appendix V.
The major "benchmark" program chosen for the test was the Kalman
Filter. The filter is a set of three recursive matrix equations,
which predict the state variables of a system based on noisy measure-
ments of one or more of the variables. The particular feature of this
filter is its ability to reduce the variance of the predictions due to
a noisy environment. A detailed description of the filter can be found
in 2 . Appendix VII lists the equations, explains the notation used
and the equivalent notation that appears in the programming, and gives
the matrix dimensions assumed for the calculation of running time.
The relative timing required for both the preliminary programs
and the major "benchmark" test is presented in the Evaluation and
Conclusions section.
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5. Evaluation and Conclusions
The basis for evaluating the microprogrammed computer was a compar-
ison of the execution times required by the microprogrammed computer and
the 1830 computer for each test program. For each microprogram, a for-
mula was derived which gives the execution time in terms of minor cycles
as a function of the operand matrix dimensions. Similar formulas were
derived for each subroutine with the results in terms of main memory
cycles. These formulas are shown in Table I. The variables, n and m,
are subscripted in the formula for MATML since this is the only program
that can have two operands of different dimensions.
The first or preliminary test was to compare the execution times
for each of the five basic matrix operations. All operand matrices
were assumed to be k x 4 and using the formulas mentioned above, these
times were calculated and are also shown in Table I.
The final and major test was to compare the execution times for
the "benchmark" program, the Kalman Filter. Using the matrix dimen-
sions shown in Appendix VIII, the time to complete one iteration of
the filter equations was computed for each computer and the results
appear as the final entry in Table I.
Up to this point no absolute time scale had been assigned to the
microprogrammed computer. However, to make the comparison of the test
results more meaningful, it was necessary to do so. Since the adver-
tised memory cycle time for the 1830 computer was 4 microseconds, it
seemed only fair to assign that same value to the microprogrammed
computer's main memory or major cycle. This then sets the minor cycle
at .4 microsecond, based on the earlier assumption that the control
memory was to be an order of magnitude faster than the main memory.
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These timing assumptions were used to convert the test results in cycles
to absolute values of time, which appear as the other two data columns
in Table I.
The first observation one might make is that the microprogrammed
computer appears to be 3-5 times faster than the 1830 computer. This
was the anticipated result but the magnitude of the difference should
not be considered as a general figure. It can be noted by looking at
the subroutines written for the 1830 computer, that a considerable num-
ber of instructions were used to transfer the arguments into the sub-
routine. This was necessary since the 1830 has no provisions for in-
direct addressing. As a result the subroutine execution times are
somewhat longer than might be expected on a machine having this feature.
The percentage of the total execution time consumed by this task will
decrease however, as the matrix dimensions increase, since the argu-
ment location is performed only once, whereas the computational in-
structions are repeated depending on the matrix dimensions.
A second meaningful observation, though perhaps not apparent,
is a comparison of the number of cycles required for each program.
These figures as shown are indicative of the number of instructions
or steps required by each computer to perform the given matrix opera-
tion. It will be noted that the microprogrammed computer requires
approximately 3 times the steps or instructions to accomplish the same
task as the 1830. This fact bears out the contention of this author
that effective utilization of the microprogramming concept requires the
use of a high-speed control memory. Quite obviously, the micropro-
grammed computer would have been approximately 3 times slower than the
1830 if the microprograms had been stored in the main memory, or an
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auxiliary memory of the same speed.
Several conclusions are apparent at this point, one of which is
that the memory sizes should be increased. The control memory was not
large enough as originally designed to contain the five matrix micro-
programs, much less allow for temporary storage areas. Also the main
memory size of 256 appears small as was mentioned earlier. It is felt
that making the main memory 4096 words and the control memory 1024 words
would be adequate. Using these two figures, several other changes are
also recommended.
The main memory word should be increased to 20 bits. With 12 bits
required to address 4096 words, 8 bits remain for opcodes. This 8 bit
section could be further divided to allow 6 bits to specify 64 entry
points in the control memory and 2 bits as the opcode modifier. The
ability to transfer matrix elements into the control memory, when per-
forming an operation requiring multiple accessing of a given element
still seems desirable, and thus the control memory word should be at
least 20 bits in this case.
Actually there is a trend today by those manufacturers utilizing
microprogramming in some form to use a long control word. The advan-
tage of this is to make possible a greater combination of concurrent
operations specified by one microinstruction. Looking back at the
microprograms, one can see that there are many sequential operations
performed which are independent of each other, and thus could occur
simultaneously if the appropriate instruction could be formulated.
If a 20 bit control memory were used, 10 bits of course would be
required to address any location in the control memory. The remaining
10 bits could be subdivided to give 6 bits of opcode specification and
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4 bits as an index or indices. This would allow 64 opcodes which should
be adequate to designate all the necessary operations for general pro-
gramming as well as those needed for I/O and special microsubroutines
such as multiply and divide.
The use of the dual-purpose address registers, X, Y, and Z, and
the counters, I, J, and K, along with their initialization registers
was very convenient and should be retained. The X, Y, and Z registers
would have to be increased to 12 bits in this proposed version.
Another question, regarding the advantages of microprogramming,
concerns the amount of logic circuitry required. Generally speaking,
the microprogramming concept is supposed to essentially substitute
software for hardware. Of course, eliminating the operation counter
would cause this reduction, but a certain amount of logic is necessary
to implement the specified microinstructions, particularly those calling
for various combinations of concurrent operations.
Whether there would be a net reduction of logic in the micropro-
grammed computer as designed cannot be answered definitely without first
doing a complete circuit design.
One final consideration is that of size and weight. The advertised
figures for the 18 30 are 1.1 cubic feet and 50 pounds. It is felt that
the microprogrammed computer should be no larger than this, and with
the present advances in integrated circuits, would probably be even
smaller in physical size.
In conclusion, it is felt that implementation of the micropro-
gramming concept of computer design can provide a user with a special-
purpose computer capable of being reprogrammed to fit a variety of
applications at a competitive cost.
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trABLE I






128 + 40mn + 4m •- 12n
MATML
229 + nA [l7nB + 4 + mB (80nB + 19)1 + 3nR Tl4mB - 4 + 4mR
MATIN
120n 3 + 116n2 + 21n + 62






20nm + 13n + 63
MATML
75 + nA [l8 + mB (31nB + 25)1
MATIN
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This Appendix contains a block diagram showing the physical
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This Appendix contains a description of the main instruction for-
mat and a listing of the main instruction opcodes.
A main instruction actually consists of two sixteen-bit computer





2 3 4 5 6 7 8 9 10 11 12 13 Ik 15 16
Second Word 1 2 3 k 5 6 7 8 9 10 11 12
1 13 14 15 16
The "a" and "i" fields contain the operation code. These codes
are described below. The "b" field contains the address of the first
operand and the "c" field contains the address of the second operand,
if any. Finally the "d" field contains the address at which the re-
sult is to be stored.
Although each main opcode appears as an eight bit quantity, it
actually consists of an "a" and an "i" field. The five bit "a" field
specifies the microprogram entry point and the "i" field is used as a
branching indicator within a microprogram.

















This Appendix contains a description of the microinstruction for-
mat and a listing of the microinstruction opcodes.
Shown below are the two possible formats for a microinstruction
word. The "f", "j", "y" configuration is used where the instruction
entails a single operation. The "f", "k" configuration is used with
instructions calling for concurrent operations.
f "j" "y"
Microinstruction Word 6 7 8 10 11 12 13 14 15 16
k
x
k2 k 3k4 k5 k 6 k 7 k8 k 9 k10 k13^
~
77K"
The "k" field is actually composed of eleven single bit fields
labelled k^ through k-^.
The micro-opcodes used in this project appear on the following
pages with the details for their use. The actual bit patterns are
shown in octal to clarify the presentation.
LDA j y 01 Load A
This instruction transfers the sixteen bit quantity found in the
location specified by j and y to the A register.


















y = 13: Load (Z)
y = 15: Load (S)
y = 16: Load (Q)
j = 2: Load the contents of cell in
N whose address is given in y
j = 3: Load the quantity in y
STN j y 02 Store N
This instruction transfers the sixteen bit quantity in the A
register to the cell in N addressed by y. The j field is not used
in this instruction.
SAL j y 14 Store A Lower
This instruction transfers the contents of the lower half of the
A register to the lower half of the cell in N specified by y. The j
field is not used.
ADD j y 03 Add to A
This instruction adds to the A register the quantity in the loca-
tion specified by j and y. The codes for the j and y fields are the
same as for the LDA instruction.
SUB j y 04 Subtract from A
This instruction subtracts from the A register the quantity in
the location specified by j and y. The codes for the j and y fields
are the same as for the LDA instruction.
JPU j y 12 Unconditional Jump
This instruction causes a unconditional jump to the microinstruc-




This Appendix contains a description of the microinstruction for-
mat and a listing of the microinstruction opcodes.
Shown below are the two possible formats for a microinstruction
word. The "f", "j", "y" configuration is used where the instruction
entails a single operation. The "f", "k" configuration is used with
instructions calling for concurrent operations.
'f "j" "y"
Microinstruction Word 6 7 8 10 11 12 13 14 15 16
k
x
k2 k 3k4 k5 k 6 k 7 k8 k 9 kjQk^
T^T7
The "k" field is actually composed of eleven single bit fields
labelled k^ through k-^.
The micro-opcodes used in this project appear on the following
pages with the details for their use. The actual bit patterns are
shown in octal to clarify the presentation.
LDA j y 01 Load A
This instruction transfers the sixteen bit quantity found in the
location specified by j and y to the A register.

















y = 13: Load (Z)
y = 15: Load (S)
y = 16: Load (Q)
j = 2: Load the contents of cell in
N whose address is given in y
j = 3: Load the quantity in y
STN j y 02 Store N
This instruction transfers the sixteen bit quantity in the A
register to the cell in N addressed by y. The j field is not used
in this instruction.
SAL j y 14 Store A Lower
This instruction transfers the contents of the lower half of the
A register to the lower half of the cell in N specified by y. The j
field is not used.
ADD j y 03 Add to A
This instruction adds to the A register the quantity in the loca-
tion specified by j and y. The codes for the j and y fields are the
same as for the LDA instruction.
SUB j y 04 Subtract from A
This instruction subtracts from the A register the quantity in
the location specified by j and y. The codes for the j and y fields
are the same as for the LDA instruction.
JPU j y 12 Unconditional Jump
This instruction causes a unconditional jump to the microinstruc-
tion in the cell addressed by y. The j field is not used.
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ZJP j y 11 Zero Jump
This instruction causes a jump to the microinstruction in the
cell addressed by y if the counter specified by j is zero. Otherwise
the next microinstruction is executed.
j=l: Sense K, jump if zero
j = 2: Sense J, jump if zero
j = 4: Sense I, jump if zero
NJP j y 13 Non-Zero Jump
This instruction causes a jump to the instruction in the cell
addressed by y if the counter specified by j is non-zero- Otherwise
the next instruction is executed.
j = 1: Sense K, jump if non-zero
j = 2: Sense J, jump if non-zero
j = 4: Sense I, jump if non-zero
AJP j y 15 A Jump
This instruction causes a jump to the instruction addressed by y




Jump if A =
j = 2: Jump if A jt
JPI j y 10 Index Jump
This instruction causes a jump to the instruction in the cell
addressed by y if the contents of j field is identical to the i field
of the main instruction contained in the R register. Otherwise the
42
next instruction is executed.
The next group of micro-opcodes are those which specify concurrent
operations. Each element of the k field specifies a particular opera-
tion and by setting any combination of the k field elements to 1, any
desired group of concurrent operations can be specified.
STA k 10 Store A
This instruction transfers the sixteen bit quantity in the A
register to the locations indicated by the k field elements which are
set to 1.
Store A in M<X>
Store A in M<Y> )
Store A in M<Z>/







k 3 = 1
k4 = 1
k 5 = 1
k 6 = 1
k 7 = 1
k 8 = 1
k 9 = 1




1 only one element may be set
at a time
Store A in N<Y> /
J
only one element may be set
at a time
Store A in N<Z>.
Store A in X
Store A in Y
Store A in Z
Store A in S
Store A in Q
Note that only one element of k-p k2» and k^ may be set to 1 at a time,
This is also true for the k^, k5, and kg group.
AOD k 05 Add One Direct
This instruction increments by one the contents of the register





k 5 = 1
k 6 = 1
k 7 = 1













SOD k 06 Subtract One Direct
This instruction decrements by one the contents of the registers
indicated by the elements of the k field which are set to 1. The k
field element codes are the same as for the AOD instruction.
RXF k 07 Right Transfer
This instruction transfers the quantity in an initialization
register to its companion counter or address register. Any combina-
tion of the six possible transfers may be specified by setting the
appropriate k elements to 1.
Example
k, = 1 and k-,-, = 1
This means transfer the contents of Y to Y and the contents




k 5 = 1
*6 = 1








Transfer (XQ ) to X
Transfer (Y ) to Y
Transfer (ZQ ) to Z
(always zero)
Transfer (IQ ) to I
k 1Q - 1: Transfer (J ) to J
k = 1 •
11 *




This Appendix shows an example of the microprograms required to
execute the RNI and EXEC cycles for one main instruction. The timing
of the similar program cycles is treated in detail and the notation
used to present these programs is explained.
The time required to perform a given operation in a computer is
generally dependent on the memory access time, therefore it is common
to specify operation time in terms of the memory access or cycle time.
In this computer there are two memories and it has been assumed that
the Control Memory cycle time is one-tenth that of the Main Memory.
To differentiate between the two different cycle times, the terms major
cycle and minor cycle are used. One major cycle equals ten minor
cycles. Thus to read a cell in M requires a time equal to ten minor
cycles or, as more commonly stated, ten minor cycles. Likewise to
read a cell in N requires one minor cycle.
To perform a microinstruction, it must be first transferred from
N to the decoding register F and at this same time the Control Memory
Address Register, H, is incremented by one, preparatory to reading
the next instruction. This is the microprogram RNI cycle, which is
implemented by hardwired logic. This cycle is understood to occur
between each microinstruction and is shown symbolically below.
(N<H» >F, (H) + 1 >H.
This, be definition, requires one minor cycle. The time required to
decode and execute a microinstruction is considered to require one
minor cycle provided it doesn't involve a transfer to or from Main
Memory. If this is required, then the microinstruction is considered
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to require one major cycle.
In the following example and all subsequent program listings the
Operation Time given is in terms of minor cycles and includes the RNI
cycle.
For the purpose of the example, it is assumed that a block of
data is to be transferred from a location in M to a location in N.
The main instruction opcode for this operation will be TRNFR. The "b"
field will contain the starting address of the block in M, the "c"
field will give the number of words in the block, and the "d" field
will specify the starting address in N.
The first microprogram shown will perform the RNI cycle. This
program is the same one intended for use in the computer and will be
stored in the first three cells (000-002) of Control Memory. The pro-
gram is listed in terms of symbolic statements since no formal mnemonics
are associated with these microinstructions. All operations listed in
the same cell occur simultaneously.
As an aid to understanding the symbolic notation, the following
list shows the computer status at the end of this (RNI) microprogram.
Register Contents
C Address of next instruction
F Last microinstruction of the RNI
microprogram
H Address of the entry point for the
TRNFR microprogram
R "a", "i", and "b" fields of the main
instruction
X The starting address in M of the data
block
Y The number of words in the data block
Z The starting address in N of the data
block
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The TRNFR microprogram performs the main program EXEC cycle.
First the number of words in the data block is put in counter I, then
a loop is used to transfer each word via the A register. Each time
through the loop, the address registers are incremented, and the counter
decremented and sensed for zero. At the end of the transfer, the pro-
gram jumps to cell #000 to commence the next main program RNI cycle.

















(M<C» >R, (C) + 1-
(.A . . . A„ ) 7I) (.Ag A16>
(C) + 1 »C, (M<C>) *R
(Ar ..A5)—^H, (A9 ...A16 )-











2 100 LDA 1 012
2 101 STN I
11 102 LDA 1 001
11 103 STA 040
2 104 AOD 006
2 105 SOD 100
2 106 NJP 4 302










(X) + 1 ^X, (Z) + 1-






This Appendix contains a listing of the programs written for the
microprogrammed computer and the 1830 computer which allow both com-
puters to perform the same basic matrix operations. Throughout the
program listings, a matrix operation is denoted by the generalized
algebraic equations or transformations shown below. A, B, and C de-
note any matrix with the necessary confo ratability assumed, and their
use as operands is understood to mean the address of the first cell of
the memory block containing the matrix elements.
MATAD A + B = C
MATSB A - B = C
wTMATPS A—
MATML A x B = C
A V A - 1MATIN A-
The notation used in presenting the microprograms for the micro-
programmed computer is the same as in the example program in Appendix
IV. It will be noted that there is only one microprogram for MATAD
and MATSB. This was possible since the "bookkeeping" was the same for
both operations, and only the arithmetic operation was different. The
microprogram in general is a straight-forward implementation of the
following algorithm.
The MATPS microprogram is also straight -forward and uses the
T
algorithm, B- • = A., where B = A .6
' lj JL
The MATML operation was accomplished in a slightly different
manner than usual. Since each element in a matrix is referenced more
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than once in the course of a matrix multiplication, it was decided to
transfer both operand matrices into the Control Memory prior to begin-
ning the multiplication, since the access time there is one-tenth that
of the Main Memory. Further, it was found advantageous to transpose
the B matrix while in the course of transferring it to N. Therefore
the MATML microprogram uses a portion of the MATPS microprogram as a
microsubroutine
.
The matrix inversion microprogram also transfers the operand to
N, augmenting it in the process, and then uses the Gauss-Jordan elimi-
nation method to accomplish the inversion. Finally, the elements of
the inverted matrix are transferred back to M.
To provide the necessary multiply and divide capabilities, two
micro subroutines were written using the "shift and add" and "shift
and subtract" methods respectively. The starting addresses of these
microsubroutines are assumed to be #300 for Multiply and #330 for
Divide.
It will be noted that all microprograms are shown as starting
in cell #100 of the control Memory. Of course, each program would
normally be located in its own section of Control Memory, but it was
found at this point that the memory, as originally designed, was not
large enough to contain all the microprograms. Rather than redesign
the entire computer, the fact is recognized and the microprograms are
presented in this general manner.
The programs for use with the 1830 are presented in the format of
subroutines. This was done to maintain the similarity with the micro-
programs, and generally these programs are available in this form for
most general-purpose computers. Also included at the beginning of each
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subroutine, are the instructions which must appear in the main program
to "call" the subroutine. The general method of performing the var-
ious matrix operations is the same as used in the microprograms with
the exception of matrix multiplication. Here the usual algorithm
stated earlier is implemented directly. The use of parentheses in the
mnemonic form of instructions indicates those operand values which
must be inserted by the subroutine itself based on the entering argu-
ments.
Preceding each microprogram and subroutine is a brief flowchart
to assist the interpretation and understanding of each program.
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11 100 1 001
11 101 STA 402
2 102 AOD 007
11 103 LDA 1 002
11 104 STA 401
2 105 LDA 3 060
2 106 SAL 303
56 (Multiply i
2 107 JPU 300
2 110 STN J
2 111 AOD 007
11 112 LDA 1 001
2 113 JPI 2 066
11 114 ADD 1 002
2 115 JPU 067
11 116 SUB 1 002
11 117 STA 400
2 120 SOD 040
2 121 NJF 2 111





(X) + 1—*X, (Y) + 1—»Y, (Z) + 1-»Z
(M<Y» >A




(X) +l—»X, (Y)+1—>Y, (Z)+l—H
(M<X>) »A




































2 100 1 013
2 101 STN Z
o
2 102 AOD 007
11 103 LDA 1 001
11 104 STA 402
2 105 STN K
o
2 106 AOD 004
2 107 RXF 020
11 110 LDA 1 001
2 111 STN w
11 112 STA 401
2 113 AOD 001
2 114 AOD 005
2 115 LDA 3 095
2 116 SAL 303
2 117 JPU 300
56 (Multiply
2 120 STN J
2 121 LDA 1 011
2 122 STN 0Xo
2 123 RXF 001
2 124 SOD 020
11 125 LDA 1 001















(Z) + 1 >Z











(K) - 1 >K
(M<X>) >A












2 130 JPU 107
11 131 STA 040
2 132 SOD 040
2 133 ZJP 2 125
2 134 ZJP 1 117
2 135 AOD 001
2 136 IDA 1 Oil
2 137 ADD 3 W
2 140 STA 020
2 141 JPU 101
2 142 LDA 2 Xo
2 143 AOD 101
2 144 STN *o
2 145 RXF 100
2 146 AOD 001
2 147 JPU 100







(J) - 1 »J
J = 0: 150 >H
K = 0: 142 »H
(Z) + 1 >Z
(X) »A




(A) + 1 >A
<x >
(A) >X
(Z) + 1 >Z
<v
123 ^H




























































































STN I (A) >I











2 131 STN T
2 1j2 AOD 006
11 133 LDA 1 001
2 134 SOD 100
2 136 AOD 060
2 137 NJP 4 162
2 140 LDA 1 013
2 141 STN Yo
2 142 LDA 3 174
2 143 SAL f
MATPS.
* 151 ;
2 144 JPU 100
t (Trjanspose mi
2 145 LDA 2 T
2 146 STN xo
2 147 LDA 3 000
2 150 STN T
2 151 RXF 164
2 152 RXF 002
2 153 RXF 001
2 154 AOD 001
2 155 AOD 006
2 156 LDA 1 005
2 157 STA 002







(X) + 1 >X, (Y) + 1 >Y
(M<X>) »A
(I) - 1 »I


















(Z) + 1 )Z











2 161 STA 001
2 162 LDA 3 194
2 163 SAL 303































































(K) - 1—*K, (J)
K i 0: 155 >H
(T) »A
(A) ^M<Z>







(I) - 1 H
1 = 0: ^H
(Y) >A











































































110 LDA 1 001
111 STA 400
112 LDA 1 013
113 STN Z
o
114 LDA 3 001
115 STA 004

















(A) + (I ) »A
(A)—>JQ
(A) >T





































































































(I) - 1 >I, (J) - 1 >3
I ¥ : 125 »H
(K)—}A
(A) - (J)—>A




(Y) + 1 > Y
A >N(Y>
(J) - i—*J
J / : 132 PR
(K) - 1 >K
K ¥ : 124 Hi
>A
(A)--»^,






























































































(J) - 1 *J
(Y) + 1 »Y
J/O : 153 ^H





(K) - 1 >K
A jt : 174 >H
(X) M












(A) - (Q) >A
(A) >N<X>





















































































(X) + 1 >X, (Y) + 1 »Y
J/0 : 176 ^H
(Z) »A
(A) - 1 >A
(A) + (X) >A
(A) ^X
1 >A
(A) - (K) >A
A = : 223 >H
(Y ) >Y, (J )-
165 >H



















Oper Cell Contents Contents
Time # (Mnemonic) (Symbol ic)
2 241 LDA 2 IQ (I ) >A
2 242 STN JQ (A) *JQ
2 243 RXF 023 (ZQ)—^Z, (KQ)—*K, (JQ )—»J
2 244 AOD 001 (Z) + 1 »Z
2 245 LDA 2 W (W) >A
2 246 ADD 2 IQ (A) + (IQ ) >A
2 247 STA 020 (A) >X
2 250 LDA 1 005 (N<X>) ^A
2 251 STA 02 (A) ^M(Z>
2 252 AOD 005 (X) + 1 >X, (Z) + 1 ^Z
2 253 SOD 040 (J) - 1 >J
2 254 NJP 2 2 50 J / : 250 >H
2 255 SOD 020 (K) - 1 H
2 256 ZJP 1 000 K = : *H
2 257 RXF 002 (J ) >J
2 260 LDA 1 011 (X) >A
2 261 JPU 246 246 >H
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(Q 16 = 0: 301—>H, (G) - 1-




= 1: 302—>H, (G) - 1—>G,
^ G = : 30 3 >R
(Ar ..A16 ) + (S) >(A 2 Q x ),




Average Operation Time: 44 minor cycles
Maximum Operation Time: 68 minor cycles
This Multiply micro subroutine is composed of special-purpose
instructions which, like the RNI microprogram, have no mnemonic
names assigned. This method of implementing a multiplication
is necessary to make the multiply time competitive with conven-
tional machines. The G refers to a special 3-bit counter used
with the multiply and divide routines exclusively.
The first instruction performs the necessary initialization.
The second instruction accomplishes all the steps which must be
performed each time, i.e., sensing the right most bit in the Q
register for or 1, and decrementing the counter. If Q-, 6 = 0,
the contents of AQ are shifted right one bit and the same instruc-





= 1, the next instruction is executed also requiring 2
minor cycles. This instruction adds the multiplicand in S to the A
register, shifting the result one bit to the right, and at the same
time shifts Q one bit right.
Then a jump back to #301 occurs and the cycle is repeated until
the multiplication is complete. At that time instruction in cell #301
senses G = 0, and causes a jump to #303. Cell #303 contains a standard
JPU instruction whose operand is set by the calling microprogram and
provides the return to that microprogram. Note that the total execu-
tion time depends on the number being multiplied. An average and a
maximum time are shown. A value of 56 minor cycles was used in cal-




















...A 16), (G) - 1—»G
/A >0 : 1—^Q 16 , 331-^>H
A >0 : (A) + (S)—>S, 0—^Q 16 ,
331 ^H
,G = : 333 *H
333 ( ) >H
Operation Time: 68 minor cycles
This Divide micro subroutine is also composed of special-purpose
instructions to permit competitive timing.
Again the first instruction performs the initialization. The
second instruction performs the equivalent of left shifting AQ one
bit and then subtracting S from A all in one operation. The third
instruction senses the contents of A and takes the appropriate action
to implement the "shift and subtract" procedure. This two instruc-
tion cycle is repeated until the division is complete. The G
counter is sensed for 0, and when found, a jump to the final in-
struction occurs. This last instruction is a standard JPU which
causes a return to the calling microprogram.
lh

































































































































*L00L , 101 >P
A = 1000, B = 2000
+1 for Add, -1 for Sub, C-3000

































































































































(B 2 ) + 1 >B 2
(1001) ^A
(A) >3001
(A) x (1001) ^AQ
(Q) + 2 >Q
(Q)—>144L
(BO + 1-
+ 1 or -1-
(1002)
—M, Skip NI if Q Neg
(A) + (2002)
—
>A, Skip NI if Q
Pos
(A) - (2002) >A
(A) ^3000
Skip NI if B 2 = m x n + 2,
or (B2) + 1 >B 2
Go to 140

























3 RTJ 100 "600"^100L
o •• i f^ i •• sn& 1U1 SY
- 601 1 2000 A = 1000, AT = 2000
- 100 (600)
3 101 RPL.Y+ 1 1 100 (100L ) + 1 -*iooL
2 102 ENT.A 10 100 ( i nn ^ "» a(, iuu, ; /t\
2 103 STR.A 1 110 (A) >110
2 104 STR.A 10 113 (A) ^11^













2 110 ENT.A 2 (601) (601u) M
2 111 STR.A 10 121 (A) >121L
2 112 STR.A 10 135 (A) >135L
2 113 ENT.A 10 (601) ( cr\ ~\ \ > a{. oU 1 ; /A
2 114 STR.A 1 122 (A) >122L
2 115 STR.A 1 136 (A) >136L
2 116 ENT.Q 10 -1 -i
—
}Q
3 117 ENT.Bn 10 0000 0—^B 1
3 120 ENT.Bn 2 0001 1—>B 2
1st Pass 2nd Pass
2 121 ENT.A 3 1 1000 (1000)—»A (1001) }A
2 122 STR.A 3 3 2 2000 (A)—>2001 (A) >2000
2 123 STR.A 2 3 152 "skip" (A) >152
2 124 STR.A 0000 (A) >Q "skip"
3 125 BSK.Bn 1 o 0005 (B















2 130 ENT.A n 0002
2 131 STR.A 3 155
2 132 ENT.A 3 152
2 133 STR.A 3 153
2 134 STR.Q 3 154
2 135 ENT.A 3 1 (1000)
2 136 STR.A 3 2 (2000)
3 137 STR.Bn 1 7 0000
2 140 ADD .A 3 152
3 141 ENT.Bn 1 7 0000
3 142 BSK.Bn 2 0000
3 143 RPL.Y-1 3 154
2 144 JP 5 135
3 145 RPL.Y+1 3 155
3 146 ENT.Bn 1 3 155
3 147 RPL.Y-1 3 153
2 150 JP 5 134






1st Pass 2nd Pass









(1000 + B 1 ) >A
(A) »2000 + B 2
(B 1 ) >A
(A) + (152) >A
(A) ^B 1




Go to 135 if (A) non zero
(155) + 1 >155
(155) ^B 1
(153) - 1 ^153



















Oper Cell Contents Contents
Time U (Mnemonic) (Symbolic)
2 600 RTJ 100 "6000"—£-100, "101" ^P
601 1 2000 A = 1000, B = 2000
602 1 3000 C = 3000
100 (600)
3 101 RPL.Y4-1 10 100 (100L) + 1 >^\
2 102 STR.A 10 106 (A) >106
2 103 STR.A 10 111 (A) ^111
3 104 RPL.Y+1 10 100 (100L ) + 1 >100L
2 105 STR.A 10 115 (A) >115
2 106 ENT.A 2 (601) (601^ >A
2 107 STR.A 10 124 (A) >124
2 110 STR.A 10 155 (A) ^155
2 111 ENT.A 10 (601) (601L ) ^A
2 112 STR.A 10 130 (A) ^130
2 113 STR.A 10 133 (A) >133
2 114 STR.A 10 156 (A) »156
2 115 ENT.A 10 602 (602L ) >A
2 116 STR.A 10 125 (A) ^125
2 117 STR.A 10 134 (A) »134
2 120 STR.A 10 151 (A) ^151













































































































































(B 3 ) + 1 J
(2000) >A
(A)- 201















(B 3) + 1 >B 3
M












2 STR.A 3 203 (.A) >2U3
3 154 ENT.Bn 1 3 205 (205) ^B 1
2 155 ENT.Q 3 1 (1000) (1000 + B 1 )- >Q
10 156 MUL 3 2 (2000) (2000 + B 2 ) v fc\\. . \ac\X \(J) /Ay
- 157 RSH.AQ 1 ? Right Shift AQ "V bits
3 160 RPL.Y+-Q 3 3 (3000) (Q) + (3000 + B 3 ) ^3000 + B
3 161 BSK.Bn 1 1 0000 (B 1 ) + 1 >B X
3 162 STR.Bn 2 7 0000 (B 2 ) >A
2 163 ADD. A 3 202 (A) + (202)--7>A
3 164 ENT.Bn 2 7 0000 (A) »B 2
3 165 RPL.Y-1 3 203 (203) - 1 -^•203
2 166 JP 5 155 Jump to 155 if (A) non zero
3 167 RFL.Y-fl 3 206 (206) + 1 ^>206
3 170 RPL.Y-1 3 204 f n r\k\ i Non/i(.zut; — i /ZV L+
2 171 JP 5 146 Jump to 146 if (A) non zero
2 172 ENT.A 3 201 (201) >A
3 173 RPL.A + Y 3 205 (205) + (A)- >205
3 174 RPL.Y-1 3 177 (177) - 1
-H77
2 175 JP 5 142 Jump to 142 if (A) non zero

















































3 RTJ 100 "601' 100L ,
"101" »P














(100) + 1 >100
(A) '106
2 10 3 STR.A 3 111 ( &~\ .. ii 1
1
(.a; / L L L
3 104 RPL.Y + 10 3 100 (ioo; i + 1 ?100
2 105 STR.A 3 265 (A)-—?265
2 106 ENT.A 2 (601) (601^ M
2 107 STR.A 10 117 (A)-—>117
2 110 STR.A 10 145 (A)-—H45
2 111 ENT.A 10 (601) (601L) ^A
2 112 STR.A 1 120 (A)-—>120
2 113 STR.A 10 122 (A)-—H22
2 114 STR.A 10 256 (A)-—>256
3 115 ENT.Bn 10 0002 2 J B i
3 116 ENT.Bn 2 0000 ;*2
2 117 ENT.A 3 (1000) (1000)- fk
2 120 STR.A 3 2 (2000) (A)--^2000
3 121 BSK.Bn 3 0005 (B 2 ) + 1 >B 2
2 122 STR.A 3 2 (2000) (A)~—?2001
2 123 STR.A 3 266 (A)-—*266


















































ENT.A 3 1 (1000)










(A) + (266) >A
(A) >267
(A) >211




(Q) x (266) >AQ
(Q) x (2) HQ








(1000 + B 1 ) >A
(A) ^4000 + B4
(B 1 ) + 1 ^B 1
(B4 ) + 1- ->B*
(270) - 1 >270





Oper Cell Contents Contents
Time # (Mnemonic) (Symbolic)
2 156 SUB.
A
5 3 271 (A)-(271)—?A, Skip NI if A /
2 157 ENT.Q 10 0001 1 »Q, Skip NI
2 160 ENT.Q 0000 )Q
2 161 STR.Q 3 4 4000 (Q) }4000
3 162 BSK.Bn 4 0000 (B^) + 1 >B4
3 163 RPL.Y-1 3 270 (270) - 1 >270
3 164 JP 5 155 A/0 : 155 >P
3 165 RPL.Y-1 3 271 (271) - 1 >271
2 166 JP : '. 5 143 A ? : 143- *P
2 167 ENT.Q 3 277 (277) >Q
2 170 ADD.Q 0001 (Q) + 1 >Q
10 171 MUX 3 274 (Q) x (274) >AQ
172 RSH.AQ Right Shift AQ
2 17 3 ADD.Q 0000 (Q) + 2 >Q
3 174 ENT.Bn 10 0000 ^B 1
2 175 STR.Q 3 275 (Q) >275
2 176 ENT.A 3 267 (267) >A
2 177 STR.A 3 271 (A) >271
2 200 ENT.A 3 272 (272) >A
2 201 STR.A 3 273 (A) >273
2 202 ENT.A 3 1 4000 (4000 + B 1 ) >A
2 203 STR.A 3 270 (A) ^270
2 204 ENT.A 0000 }A
2 205 ENT.Q 3 1 4000 (4000 + B 1 ) >Q










































































































































(Q) »4000 + B 1
(B 1 ) + 1 >B 1
(271) - 1 >271
A/0 : 204 >P
(B 1 ) *A
(A) + (274) *A
(A) »B 1





(4000 + B 3 ) >Q
(Q) x (270) *AQ
Right Shift AQ
,1
•(4000+B 1 )(4000 + B x ) - «?)
(B 1 ) + 1 ^B 1
(B 3) + 1 >B 3
(271) - 1 >271
A t : 22 3 )P
(B 1 ) >A
(A)-(276)—^A, Skip NI if A^0
^B'
(273) -^•273
A ? : 213 > P






























































































































(267) - 1 >267
(266) - 1 >266
A J- : 167 >P
(B 2 ) + 1 >B 2








(4000 + B4 ) *A
(A) >2000 + B 2
(B4 ) + 1 »B4
(B 2 ) + 1 j>B 2
(273) - 1 >273
A j£ : 255 >P
(272) - 1 >272
A/0 : 250 ^P
602 >P




TECHNICAL CHARACTERISTICS OF UNIVAC 18 30 COMPUTER
This Appendix contains a brief listing of the technical character-
tics taken from 1 I, a description of the instruction word format, and
a listing of the instructions used with the 1830 computer.
Technical Characteristics
Memo ry
4096 words, 30 bits














Semiconductor Microelectronic Integrated Circuits
Instruction Word Format
29 28 27 26 25 24 23 22 21 20 19 18 17 16 15
95
14 13 12 11 10 9 8 7 6 5 4 3 2 1
f - Function Code Designator
j - Branch Condition Designator
k - Operand Interpretation Designator
b - Index Designator
y - Operand Designator
96
* - * 1
1
^ it
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~ S rf 2 5




-f if >c 2 J — o
*8stf
<n u o Ci-^*
U0.J3
w o o w
• • • • "Z
Balls
o: ac « ee -> -> ->
* m <£ r>-





K) — O <*> —"O 6 O _* ©







































































.. - 2 - *
o < § 9S
C £ C g ££ £ 2 m '£




O oO < < •
• • • < •
x x x „ 5
? ? ?o •
ec <r or o _/
is 1
1

















O < CD U
o o o o1*1
• • • • 3
31Z X
o sr88°i ,,M
5 « ? « « o S 3 I j? j? o £ £ 3 « I
«IWII)IO<«lIOtC
COO o§ 8 b 9 < ^ !C a? t NN N
* *
<f> » f-M po r\j
u u v> V)
c- - <v. - « in

















o — *N» K>































































































































































































o -I 3 * X X
-i
X 4
-X o - <M m « m UJ h-

































UJ ° s-= 4 Jt 4 <
a z * 4







2 2 2 x









>- >- >- >- >- >- >- >-
H ^ H H M •» H w M II
a o u. UJ UI UJ UJ UI Uj UJ
i<- z z z z z z z z
o o o o o o O "B





































































































































































































_J 2 z o _J 2 ^z
V >- >•!> V >-
"m 1
— O - (M rO « *> CD •>• s^
UI a.
QC u3 F3
"J CM in n u> K <-
O
UJ
Q.O c >-UJ >UJ >-UJ 0.ola- ao 0.o a.o -n10 >
u
c
^ it X in »- co to U"<
































































This Appendix contains a listing of the Kalman Filter equations,
the definitions of the terms, the equivalent terms used in the test
program, and the dimensions used to compute the program running time.
Equations
*
r A iX(k/k) = X(kA - 1) + G(k) Z(k) - Z(k/k - 1)
G(k) = P(k/k -l)HT (HP(k/k - 1)HT + R)" 1
]
P(k/k - 1) = <K fp(k - 1/k - 2) - G(k - l)HP(k - 1/k - 2)1| T + Q
A
-r*Z(k/k - 1) = HX(k/k - 1) = H*X(k - 1/k - 1)
Definition of Terms
Variable Definition Remarks
J nxn state transition constant for a given time-
matrix invariant plant
G nxl optimum filter gain
matrix
H plant observability matrix order of matrix depends
upon number of plant
observables
R measurement noise covar- value selected by operator
iance matrix
Q random excitation dis- value selected by operator
tribution covariance
matrix
P error covariance matrix initial value selected by
operator





X nxl vector of the pre-
dicted value of X(k)
,
based on the previous
observation X(k - 1)
A
Z nxl vector of the pre-
dicted value of Z(k),
based on the previous
observation Z (k - 1)
*
X nxl vector of the best
estimate of X(k) , based
on the current observa-
tion of Z^(k)




















PHI 4 X 4
G 4 X 1
H 1 X 4
R 1 X 1
Q 4 X 4
P 4 X 4
Z 1 X 1
XH 4 X 1
ZH 1 X 1
XS 4 X 1
PHIT 4 X 4




This Appendix contains a listing of the Kalman Filter programs
for both computers. These programs are a straight -forward implementa-
tion of the equations shown in Appendix VII and in fact appear very
similar. The operation times shown are for the complete subroutine
or microprogram "called", and are based on the matrix dimensions listed
in the previous Appendix.
Here again, subroutine names and variables are used to denote the
starting addresses in memory of the appropriate programs or matrices.
The terms TA, TB , and TC refer to sections of memory used as temporary
storage.
All constant matrices and the necessary transposes are considered
to be resident in memory and the input matrix, Z, is also considered






























































































PHI x TC >TA
TA x PHIT >TC
TC + Q yP
H x P ^TA
TA x HT >TC
TC + R >TA
(TA)
-1 TB






































TC x TB >G
PHI x XS >TA
H x TA >TB
Z - TB >TC
G x TC ^TB




































































G x H >TC
TC x P >TA
P-TA »TC
PHI x TC >TA
TA x PHIT >TC
TC + Q ^P
H x P ^TA


































































































TC + R >TA
(TA) -1 »TB
P x HT >TC
TC x TB—>G
PHI x XS >TA
H x TA ^TB
Z-TB >TC











125 RTJ 000, MATAD TA + TB >XS
60 TA , TB
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